In reply to desperadorocks:
SVA requires clocking events, but those events need not be clocks; they could be signals. Thus
bit clk, a, b, clk1;
initial forever #10 clk=!clk;
property P; // Option 1
realtime t; // <----------- Use realtime
@(a) (1, t=$realtime) |=> $realtime-t >= 9.99ns && $realtime-t <= 10.1ns;
endproperty
ap_P: assert property(P);
property P10; // Option 2
realtime t;
@(a) (1, t=$realtime) |=> $realtime-t == 10ns;
endproperty
ap_P10: assert property(P10);
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 978-1539769712
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115
- SVA Alternative for Complex Assertions
Verification Horizons - March 2018 Issue | Verification Academy - SVA: Package for dynamic and range delays and repeats | Verification Academy
- SVA in a UVM Class-based Environment
SVA in a UVM Class-based Environment | Verification Horizons | Verification Academy