Checking clock period using system verilog assertion

In reply to ben@SystemVerilog.us:

Hi Ben
What is difference when declaring clk_period to be real type instead of realtime type?