Checking clock period using system verilog assertion

[dave_59]

In reply to ben@SystemVerilog.us:

FYI: '1 used in a self-determined context is the same as 1’b1.