Checkers / models

In reply to ben@SystemVerilog.us:

Just now go to your reply. I didn’t know you could put pictures on here. Awesome; I’ll draw up what I’ve got tomorrow. I’m still digesting how to implement your 2nd option, but it might be promising.