In reply to ben@SystemVerilog.us:
I agree with you and can confirm your reception. But there are also exceptions.