Checkers / models

In reply to chr_sue:
No disagreement with you. My only point is that UVM, along with books, training, and presentations on the topic show/encourage the use of scoreboards and monitors as the verification vehicle. It’s as if it is the ONLY solution.
Ben
http://SystemVerilog.us