In reply to chr_sue:
I don’t disagree. However, methodologies like UVM stresses the use of scoreboards with monitors whereas assertions would have been a lot easier in many cases. For example, I used scoreboards as examples for simple designs like counters (with some weird requirements) and a UART. In both of these cases, assertions with some trivial support logic would have been easier.
Ben Cohen
SystemVerilog.us