Checker to check the equality of data signals

SystemVerilog
,
5

In reply to Hardik Vaghela:

I did think of this approach. This will not scale if delay is changed from 5 to 1000 or any huge number. Correct me if I am wrong.