Checker for phase of clocks using property

SystemVerilog
6

In reply to ben@SystemVerilog.us:

How can this be implemented for two clocks with same frequency but phase shifted by 90 degrees?