Checker for phase of clocks using property

[yoshiko]

In reply to ben@SystemVerilog.us:

Thank you Ben.
I tried to run the assertion as you mentioned but it is not working . I only want to check posedge of clock.