Check the value of `define macro

SystemVerilog
7

In reply to kpkrishna:

You can remove the else/else conditions as per your requirement. As a side note, else is a compiler directive so it will not compile if MY_MACRO is defined.