Check Assertion for FSM state with unknow number of cycles before state change

SystemVerilog
, , ,
3

In reply to ben@SystemVerilog.us:

Thanks for your reply, I really appreciate this. Could you please explain what does the done[->1] do, specifically the →

Thanks