In reply to ben@SystemVerilog.us:
Thanks, Ben. I simulated the code, I couldn’t understand why displayed time t is in multiple of 5 (src_clk), I was expecting time t in multiple of 8(dst_clk), as seq.matched ends with @(edge dst_clk). If you can help understanding it, it would be great help.