Case statement in verilog/SV

[dave_59]

In reply to jennra:

1, or more specifically 1’b1 is the result of a true Boolean expressions. The case statement executes the first case item that matches the case(expression).