Verification Academy
Can't understand how covergroup sample works
UVM
UVM-SystemVerilog
,
UVM
alexd555
June 14, 2019, 4:08pm
8
If I only sample cover_bus.sample(); and then print b then I get b=x
show post in topic