IMPORTANT NOTICE:
Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, November 9th at 1:00 AM US/Pacific.
Verification Academy
Can't understand how covergroup sample works
UVM
UVM-SystemVerilog
,
UVM
alexd555
June 14, 2019, 7:52am
5
Could you give me an example ?
I want that b = 0 at least for example
show post in topic