Verification Academy
Can't understand how covergroup sample works
UVM
UVM-SystemVerilog
,
UVM
alexd555
June 15, 2019, 1:15pm
20
I updated the code. Remove the comments.
I don’t get always b=0 at least once.
show post in topic