Verification Academy
Can we use run task instead of body task inside a sequence
UVM
UVM
,
SystemVerilog
,
UVM-phases
dave_59
January 3, 2019, 6:06am
6
In reply to
sj1992
:
What “run” task are asking about?
show post in topic