Can we use assert to check a property and still mask the "offending" message that gets reported if the assertion fails

SystemVerilog
, ,
1

There are some CDC assertions that gets failed and regression is failing for that…i cannot update the assertions but if i can stop the assertion from reporting the “Offending” message the regression will pass and i can debug later.

how to mask the “Offending” message?

2

In reply to gpb:

How about $assertoff? Or tools have commands/flags to control.