Can we use always block inside `ifdef?

SystemVerilog
,
4

In reply to sharat:

Thanks you @sharvil111, @sharat for your quick response.

@sharat, But as per @sharvil11 response we cannot define macros based on signal values,and here `define is based on “sel” signal.