Can we initialize a member of class as below

SystemVerilog
,
3

Thanks Dave…What do you mean is that Actual arguments should be matching formal arguments.

What UVM factory does not allow(with curiosity iam asking).Is that this way initializing the members of a class?

Thanks
Bharath