In reply to ben@SystemVerilog.us:
Can u provide me some code example? Now I use a sv file to write assertions about one block and bind them together. Can it be detected in top level UVM?
In reply to ben@SystemVerilog.us:
Can u provide me some code example? Now I use a sv file to write assertions about one block and bind them together. Can it be detected in top level UVM?