Can I use continuous assignment statement inside interface?

SystemVerilog
9

Hi,

Thanks all for your suggestions.

In dut it is connected to an Inout signal.so whether instead of wire I have to drive it as Tri or trireg?