Can I use continuous assignment statement inside interface?

SystemVerilog
6

Hi,

Here my issue is whatever iam driving on x_reg is not getting assigned to x.

when iam running im getting on signal x always as ‘x’.Iam using questasim 10.3d.Is that a tool issue?