Can I pass a local variable to an assertion (not seq or prop)?

SystemVerilog
,
2

In reply to mchal9thou:

Your question is ambiguous. What are you attempting to do?