Can I instantiate a tlm analysis fifo inside tb top and connect it to a monitor's analysis port?

In reply to krunal.modi:

You should instantiate your reference model in your scoreboard. A VHDL design should not be a problem.