Can I have assertions in constant function

SystemVerilog
,
6

In reply to ben@SystemVerilog.us:

Thanks I corrected my original post and removed the name of the simulator. It works with 2 other major simulators. I will need to check synthesis and other tools.