Can i create multimaster in systemverilog for i2c protocol?

You can create multiple masters and slaves by using only one environment. In environment you have to create multiple agents , in that according to number of master and slave you create master agents and slaves agents.