Calling subroutines on match of a sequence

SystemVerilog
,
5

In reply to ben@SystemVerilog.us:

Thanks Ben,
My intention was simply to confirm with the forum moderators that my interpretation matches the LRM and also to point out and confirm a few things which the LRM doesn’t specify.