In reply to ben@SystemVerilog.us:
Why are you so concerned about regions? A user should not be concerned about that.
I am just testing my understanding of the LRM.
The above code has different output across different tools, since we don’t discuss tool issues here I was curious to know on how the code executes based on SV region