Cache verification

UVM
3

In reply to ben@SystemVerilog.us:

Hi Ben,

Thanks for the response. Could you point me to the book. I would be interested to read further and try out.

Thanks,
Madhu