Verification Academy
Blocking Vs non-blocking assignment in for loop
SystemVerilog
Non-blocking
,
SystemVerilog
,
Blocking
svishnu
November 16, 2016, 10:57am
4
In reply to
dave_59
:
I would like to know if the synthesized structure will be same for both code
show post in topic