IMPORTANT NOTICE:
Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, November 9th at 1:00 US/Pacific.
Verification Academy
Blocking Vs non-blocking assignment in for loop
SystemVerilog
Blocking
,
Non-blocking
,
SystemVerilog
svishnu
November 16, 2016, 10:57am
4
In reply to
dave_59
:
I would like to know if the synthesized structure will be same for both code
show post in topic