Bitwise toggle coverage for a bitvector

SystemVerilog
9

In reply to ajeetha:

Can you give an example of using cover property with generate? How can I create a parameterized number of bins using cover property?

Thanks