Verification Academy
Bitwise toggle coverage for a bitvector
SystemVerilog
SystemVerilog
Ajeetha_Kumari_CVC
August 8, 2013, 4:49pm
8
In reply to
shalom
:
Use generate + cover property (SVA) to get this easily done.
Ajeetha, CVC
show post in topic