Binding of SVA module with FSM and getting 'enum' state variables as input

SystemVerilog
, ,
2

In reply to mirzaaur:

You should always use a typedef when declaring a user defined type such as an enum. Then you need to put that typedef in a package to share it among other modules.