Binding Assertion module

SystemVerilog
,
2 
module top();
  Design d();
  // I want to bind assertion module here to my module block.
  bind block assertion instname();
endmodule

There are many examples of using bind for SystemVerilog assertions around.