Verification Academy
Bind - design path
SystemVerilog
SystemVerilog
,
systemverilog-ASSERTION-bind
shaygueta
August 1, 2019, 10:59am
3
hi,
found a solution:
$display(“%m”);
Thanks anyway
show post in topic