Bind assertions to specific instances of design using wild card

SystemVerilog
,
2

In reply to gaganusc:

unfortunately, Systemverilog does not allow wildcarding of instance names. You will have to generate your list with a script, or manually.