Bidirectional constraint using implication operator

SystemVerilog
2

In reply to saravanan_mobi:

See question about constraints | Verification Academy