In reply to dave_59:
I don’t have knowledge in VHDL. I learned electric&electronic engineering but afterwards I didn’t work in hardware, though in software. I know c++. I’m going to do at first verification, and after some time design. I have to learn also UVM (I have already started to read about it, but it will be better to learn systemVerilog at least at the same time.