In reply to verif_guy12:
You have 3 signals. Is the reset a logical one?
Otherwise, I have no idea why the assertion is not triggering; it should.
Show a closeup for all the signals at address==34.
ake sure you have pass=pass+1; else fail=fail+1;