I am using AXI protocol to verify certain RTL design which consists DRAM memory. My question is how to get the entire memory in master transaction through file operation? If I do that than does it require to mention other response signal coming from slave side or else only hardcore signal needs to be defined. Although AXI protocol dont require any DUT here using this protocol require DUT. what should be the signal to be instantiated in master transaction?