Avoiding inferred latches in a combinational circuit

SystemVerilog
,
4

In reply to VIKRANT97:

You should be writing your code so that every if statement has an else or else if option. Why do you have separate
if(op==1) and
if (op=0)?