In reply to Furry_Panda:
If you mean the testbench generation, the answer is YES.
EDA companies are offering such tools as part of their license agreements.
But there are also framework generators on the market which are free-of-charge.
One you can find here
https://www.doulos.com/knowhow/systemverilog/uvm/easier-uvm/