Verification Academy
Assumption in Formal verification
SystemVerilog
SystemVerilog
dave_59
July 28, 2022, 4:15pm
2
In reply to
sivareddy437
:
assume property (@(posedge clk) $rose(A) |-> A until B);
show post in topic