Associative array of associative arrays

SystemVerilog
,
2

In reply to Krishna9:

Yes, SystemVerilog allows multi-dimension associative arrays.

It would really help to show a complete example showing the behavior you are seeing.