Assigning single bits outputs in a loop

SystemVerilog
2

In reply to Witty:

HI,

Why do you want to depend on the Variable Name? You can take an array of that size like FRED_CH[10] and loop it over 10