In reply to ben@SystemVerilog.us:
Thanks Ben for the detailed explanation.
One more point I would like to add is that unlike ‘or’ operator , the ‘and’ operator requires that both LHS and RHS sequence match.
So unlike ‘or’ operator in sequence s1,using ‘and’ operator we wouldn’t have uninitialized local_variable ‘x’