Assertions not triggering:

In reply to ben@SystemVerilog.us:

Hi Ben!

I have another similar module which is working fine without the system clock!

Yes, but however I will try to access the system clock and try to fix it!