Assertions in Interface

In reply to syed taahir ahmed:

http://lmgtfy.com/?q=example+of+assertion+inside+systemverilog+interface